 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ML12202 MECL PLL Components Serial Input PLL Frequency Synthesizer Legacy Device: Motorola MC12202 The ML12202 is a 1.1 GHz Bipolar monolithic serial input phase locked loop (PLL) synthesizer with pulse-swallow function. It is designed to provide the high frequency local oscillator signal of an RF transceiver in handheld communication applications. The technology is utilized allows for low power operation at a minimum supply voltage of 2.7 V The device is designed for . operation over 2.7 to 5.5 V supply range for input frequencies up to 1.1 GHz with a typical current drain of 6.5 mA. The low power consumption makes the ML12202 ideal for handheld battery operated applications such as cellular or cordless telephones, wireless LAN or personal communication services. A dual modulus prescaler is integrated to provide either a 64/65 or 128/129 divide ratio. * Low Power Supply Current of 5.8 mA Typical for ICC and 0.7 mA Typical for IP * Supply Voltage of 2.7 to 5.5 V * Dual Modulus Prescaler With Selectable Divide Ratios of 64/65 or128/129 * On-Chip Reference Oscillator/Buffer * Programmable Reference Divider Consisting of a Binary 14-Bit Programmable Reference Counter * Programmable Divider Consisting of a Binary 7-Bit Swallow Counter and an 11-Bit Programmable Counter * Phase/Frequency Detector With Phase Conversion Function * Balanced Charge Pump Outputs * Dual Internal Charge Pumps for Bypassing the First Stage of the Loop Filter to Decrease Lock Time * Outputs for External Charge Pump * Operating Temperature Range of TA = -40 to 85C NOTE: Also available is the ML12210, a 2.5 GHz version of this function. Note: Lansdale lead free (Pb) product, as it becomes available, will be identified by a part number prefix change from ML to MLE. Page 1 of 11 www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. Page 2 of 11 www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. Page 3 of 11 www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. DATA ENTRY FORMAT The three wire interface of DATA pin, CLK (clock) pin and LE (load enable) pin controls the serial data input of the 14-bit programmable reference divider plus the prescaler setting bit, and the 18-bit programmable divider. A rising edge of the clock shifts one bit of serial data into the internal shift registers. Depending upon the level of the control bit, stored data is transferred into the latch when load enable pin is HIGH or OPEN. Control bit: "H" = data is transferred into 15-bit latch of programmable reference divider "L" = data is transferred into 18-bit latch of programmable divider WARNING: Switching CLK or DATA after the device is programmed may generate noise on the charge pump outputs which will affect the VCO. PROGRAMMABLE REFERENCE DIVIDER 16-bit serial data format for the programmable reference counter, "R-counter", and prescaler select bit (SW) is shown below. If the control bit is HIGH, data is transferred from the 15-bit shift register into the 15-bit latch which specifies the R divide ratio (8 to 16383) and the prescaler divide ratio (SW = 0 for /128/129, SW = 1 for /64/65). An R divide ratio less than 8 is prohibited. Page 4 of 11 www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. Page 5 of 11 www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. PHASE CHARACTERISTICS/VCO CHARACTERISTICS The phase comparator in the ML12202 is a high speed digital phase frequency detector circuit. The circuit determines the "lead"or "lag" phase relationship and time difference between the leading edges of the VCO (fp) signal and the reference (fr) input. Since these edges occur only once per cycle, the detector has a range of 2 radians. The phase comparator outputs are standard CMOS rail-to-rail levels (VP to GND for P and VCC to GND for R), designed for up to 20MHz operation into a 15pF load. These phase comparator outputs can be used along with an external charge pump to enhance the PLL characteristics. The operation of the phase comparator is shown in Figures 3 and 5. The phase characteristics of the phase comparator are controlled by the FC pin. The polarity of the phase comparator outputs, R and P, as well as the charge pump output Do can be reversed by switching the FC pin. Page 6 of 11 www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. For FC = HIGH: fr lags fp in phase OR fp>fr in frequency When the phase of fr lags that of fp or the frequency of fp is greater than fr, the P output will remain in a HIGH state while the R output will pulse from LOW to HIGH. The output pulse will reach a minimum 50% duty cycle under a 180 out of phase condition.The signal on R indicates to the VCO to decrease in frequency to bring the loop into lock. fr leads fp in phase OR fp www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. LOCK DETECT The Lock Detect (LD) output pin provides a LOW pulse when fr and fp are not equal in phase or frequency. The output is normally HIGH. LD is designed to be the logical NORing of the phase frequency detector's outputs UP and DOWN. See Figure 6. In typical applications the output signal drives external circuitry which provides a steady LOW signal when the loop is locked. See Figure 9. OSCILLATOR INPUT For best operation, an external reference oscillator is recommended. The signal should be AC-coupled to the OSCin pin through a coupling capacitor. In this case, no connection to OSCout is required. The magnitude of the AC-coupled signal must be between 500 and 2200 mV peak-to-peak. To optimize the phase noise of the PLL when used in this mode, the input signal amplitude should be closer to the upper specification limit. This maximizes the slew rate of the signal as it switches against the internal voltage reference. The device incorporates an on-chip reference oscillator/buffer so that an external parallel-resonant fundamental crystal can be connected between OSCin and OSCout. External capacitor C1 and C2 as shown in Figure 10 are required to set the proper crystal load capacitance and oscillator frequency. The values of the capacitors are dependent on the crystal chosen (up to a maximum of 30 pF each including parasitic and stray capacitance). However, using the on-chip reference oscillator, greatly increases the synthesized phase noise. DUAL INTERNAL CHARGE PUMPS ("ANALOG SWITCH") Due to the pure Bipolar nature of the ML12202 design, the "analog switch" function is implemented with dual internal charge pumps. The loop filter time constant can be decreased by bypassing the first stage of the loop filter with the charge pump output BISW as shown in Figure 7 below. This enables the VCO to lock in a shorter amount of time. When LE is HIGH or OPEN ("analog switch is ON"), the output of the second internal charge pump is connected to the BISW pin, and the Do output is ON. The charge pump 2 output on BISW is essentially equal to the charge pump 1 output on Do. When LE is LOW, BISW is in a high impedance state and Do output is active. Page 8 of 11 www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. Page 9 of 11 www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. Page 10 of 11 www.lansdale.com Issue A ML12202 LANSDALE Semiconductor, Inc. Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc. Page 11 of 11 www.lansdale.com Issue A |
Price & Availability of ML12202
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |